Renesas Electronics /R7FA6M1AD /GPT328 /GTST

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GTST

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)TCFA 0 (0)TCFB 0 (0)TCFC 0 (0)TCFD 0 (0)TCFE 0 (0)TCFF 0 (0)TCFPO 0 (0)TCFPU 0Reserved0 (0)TUCF 0Reserved0 (0)ODF 0Reserved 0 (0)OABHF 0 (0)OABLF 0Reserved

TCFA=0, TCFPU=0, TCFB=0, ODF=0, OABHF=0, TUCF=0, OABLF=0, TCFF=0, TCFE=0, TCFPO=0, TCFC=0, TCFD=0

Description

General PWM Timer Status Register

Fields

TCFA

Input Capture/Compare Match Flag A

0 (0): No input capture/compare match of GTCCRA is generated.

1 (1): An input capture/compare match of GTCCRA is generated.

TCFB

Input Capture/Compare Match Flag B

0 (0): No input capture/compare match of GTCCRB is generated.

1 (1): An input capture/compare match of GTCCRB is generated.

TCFC

Input Compare Match Flag C

0 (0): No compare match of GTCCRC is generated.

1 (1): A compare match of GTCCRC is generated.

TCFD

Input Compare Match Flag D

0 (0): No compare match of GTCCRD is generated.

1 (1): A compare match of GTCCRD is generated.

TCFE

Input Compare Match Flag E

0 (0): No compare match of GTCCRE is generated.

1 (1): A compare match of GTCCRE is generated.

TCFF

Input Compare Match Flag F

0 (0): No compare match of GTCCRF is generated.

1 (1): A compare match of GTCCRF is generated.

TCFPO

Overflow Flag

0 (0): No overflow (crest) has occurred.

1 (1): An overflow (crest) has occurred.

TCFPU

Underflow Flag

0 (0): No underflow (trough) has occurred.

1 (1): An underflow (trough) has occurred.

Reserved

These bits are read as 0000000. The write value should be 0000000.

TUCF

Count Direction Flag

0 (0): GTCNT counter is counting down

1 (1): GTCNT counter is counting up.

Reserved

These bits are read as 00000000. The write value should be 00000000.

ODF

Output Disable Flag

0 (0): No output disable request is generated.

1 (1): An output disable request is generated.

Reserved

These bits are read as 0000. The write value should be 0000.

OABHF

Same Time Output Level High Disable Request Enable

0 (0): GTIOCA pin and GTIOCB pin don’t output 1 at the same time.

1 (1): GTIOCA pin and GTIOCB pin output 1 at the same time.

OABLF

Same Time Output Level Low Disable Request Enable

0 (0): GTIOCA pin and GTIOCB pin don’t output 0 at the same time.

1 (1): GTIOCA pin and GTIOCB pin output 0 at the same time.

Reserved

This bit is read as 0. The write value should be 0.

Links

()